

GW2AR series of FPGA Products

Data Sheet

DS226-2.1.2E, 01/12/2023

Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

and GOWIN are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Revision History				
Date	Version	Description		
05/11/2018	1.1E	Initial version published.		
08/01/2018	1.2E	 PLL Structure diagram updated. The description of the SystemIO status for blank chips updated. 		
09/10/2018	1.3E	V _{CCO2/6/7} and V _{CCX} of GW2AR-18 QN88 with SDRAM embedded are internal short circuited.		
11/12/2018	1.4E	 PSRAM added. GW2AR-18 QN88P and EQ144P with PSRAM added. Part Name updated. 		
01/09/2019	1.5E	Reference manuals for memories updated.		
04/01/2019	1.6E	 Changed the operating temperature (Industrial) to junction temperature. The package of EQ176 added. 		
11/12/2019	1.7E	 Number of Max. I/O updated. The package size of LQ144/EQL144/LQ176/EQ176 fixed. IODELAY description updated. 		
03/10/2020	1.8E	Bit width and capacity of GW2AR-18 added.		
06/19/2020	1.8.1E	 Package name optimized. Figures of part name optimized. 		
08/07/2020	1.9E	QN88PF and EQ144PF added.		
05/28/2021	1.9.1E	PG256S added.		
05/25/2022	1.9.2E	 Recommended I/O Operating Conditions updated. Power Supply Ramp Rates updated. 		
09/06/2022	2.0E	 The maximum value of the differential input threshold V_{THD} updated. Note about DC current limit added. Table 4-3 Power Supply Ramp Rates updated. Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions updated. Figure 3-1 Architecture Diagram updated. 		
09/29/2022	2.1E	GW2AR-18 PG256S deleted.3.3 Configurable Function Unit updated.		
11/18/2022	2.1.1E	 Table 3-1 Output I/O Standards and Configuration Options updated. Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions updated. Section 3.5.4 Byte-enable removed. 		
01/12/2023	2.1.2E	 Table 4-1 Absolute Max. Ratings updated. Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions updated. Table 4-9 Static Supply Current updated. 		

i

Contents

Co	ontents	i
Lis	st of Figures	. iv
Lis	st of Tables	. vi
1 /	About This Guide	1
	1.1 Purpose	1
	1.2 Related Documents	1
	1.3 Abbreviations and Terminology	1
	1.4 Support and Feedback	2
2 (General Description	3
	2.1 Features	3
	2.2 Product Resources	4
3 /	Architecture	6
	3.1 Architecture Overview	6
	3.2 Memory	7
	3.2.1 SDR SDRAM	7
	3.2.2 DDR SDRAM	8
	3.2.3 PSRAM	9
	3.3 Configurable Function Unit	. 10
	3.4 IOB	. 12
	3.4.1 I/O Buffer	. 13
	3.4.2 I/O Logic	. 17
	3.4.3 I/O Logic Modes	. 19
	3.5 Block SRAM (BSRAM)	. 25
	3.5.1 Introduction	. 25
	3.5.2 Configuration Mode	. 26
	3.5.3 Mixed Data Bus Width Configuration	. 28
	3.5.4 Parity Bit	. 28
	3.5.5 Synchronous operation	. 28
	3.5.6 Power up Conditions	. 29
	3.5.7 BSRAM Operation Modes	. 29

	3.5.8 Clock Operations	. 30
	3.6 DSP	. 32
	3.6.1 Introduction	. 32
	3.6.2 DSP Operations	. 35
	3.7 Clock	. 36
	3.7.1 Global Clock	. 36
	3.7.2 PLL	. 39
	3.7.3 HCLK	. 41
	3.7.4 DDR Memory Interface Clock Management DQS	. 41
	3.8 Long Wire (LW)	. 42
	3.9 Global Set/Reset (GSR)	. 42
	3.10 Programming Configuration	. 42
	3.11 On Chip Oscillator	. 43
4 A	AC/DC Characteristics	44
	4.1 Operating Conditions	. 44
	4.1.1 Absolute Max. Ratings	
	4.1.2 Recommended Operating Conditions	
	4.1.3 Power Supply Ramp Rates	. 45
	4.1.4 Hot Socket Specifications	. 45
	4.1.5 POR Specifications	. 45
	4.2 ESD	. 46
	4.3 DC Electrical Characteristics	. 46
	4.3.1 DC Electrical Characteristics over Recommended Operating Conditions	. 46
	4.3.2 Static Supply Current	. 47
	4.3.3 Recommended I/O Operating Conditions	. 48
	4.3.4 IOB Single-Ended DC Electrical Characteristics	. 49
	4.3.5 I/O Differential Electrical Characteristics	. 50
	4.4 AC Switching Characteristics	. 50
	4.4.1 CFU Switching Characteristics	. 50
	4.4.2 BSRAM Switching Characteristic	. 50
	4.4.3 DSP Switching Characteristics	. 51
	4.4.4 Gearbox Switching Characteristics	. 51
	4.4.5 External Switching Characteristics	. 51
	4.4.6 On chip Oscillator Output Frequency	. 51
	4.4.7 PLL Switching Characteristic	. 52
	4.5 Configuration Interface Timing Specification	. 52
5 C	Ordering Information	53
	5.1 Part Name	53

DS226-2.1.2E iii

List of Figures

Figure 3-1 Architecture Diagram	6
Figure 3-2 CFU Structure	. 11
Figure 3-3 IOB Structure View	12
Figure 3-4 GW2AR I/O Bank Distribution	13
Figure 3-5 I/O Logic Input	17
Figure 3-6 I/O Logic Input	.17
Figure 3-7 IODELAY	18
Figure 3-8 Register Structure in I/O Logic	18
Figure 3-9 IEM Structure	19
Figure 3-10 I/O Logic in Basic Mode	19
Figure 3-11 I/O Logic in SDR Mode	20
Figure 3-12 I/O Logic in DDR Input Mode	20
Figure 3-13 I/O Logic in DDR Output Mode	21
Figure 3-14 I/O Logic in IDES4 Mode	21
Figure 3-15 I/O Logic in OSER4 Mode	21
Figure 3-16 I/O Logic in IVideo Mode	21
Figure 3-17 I/O Logic in OVideo Mode	22
Figure 3-18 I/O Logic in IDES8 Mode	22
Figure 3-19 I/O Logic in OSER8 Mode	22
Figure 3-20 I/O Logic in IDES10 Mode	22
Figure 3-21 I/O Logic in OSER10 Mode	23
Figure 3-22 I/O Logic in IDDR_MEM Mode	23
Figure 3-23 I/O Logic in ODDR_MEM Mode	23
Figure 3-24 I/O Logic in IDES4_MEM Mode	24
Figure 3-25 I/O Logic in OSER4_MEM Mode	24
Figure 3-26 I/O Logic in IDES8_MEM Mode	. 24
Figure 3-27 I/O Logic in OSER8_MEM Mode	24
Figure 3-28 Pipeline Mode in Single Port, Dual Port and Semi-Dual Port	29
Figure 3-29 Independent Clock Mode	31
Figure 3-30 Read/Write Clock Mode	31
Figure 3-31 Single Port Clock Mode	31
Figure 3-32 DSP Macro	33

Figure3-33 GW2AR Clock Resources	36
Figure 3-34 GCLK Quadrant Distribution	37
Figure 3-35 DQCE Concept	38
Figure 3-36 DCS Concept	38
Figure 3-37 DCS Rising Edge	38
Figure 3-38 DCS Falling Edge	39
Figure 3-39 PLL Structure	39
Figure 3-40 GW2AR HCLK Distribution	
Figure 3-41 DQS	42
Figure 5-1 Part Naming of Devices with SDRAM Embeded–ES	53
Figure 5-2 Part Naming of Devices with PSRAM Embeded–Production	54
Figure 5-3 Package Mark	54

List of Tables

Table 1-1 Abbreviations and Terminology	1
Table 2-1 Product Resources	4
Table 2-2 GW2AR-18 Devices	5
Table2-3 Package Information, Max. User I/O, and LVDS Pairs	5
Table 3-1 Output I/O Standards and Configuration Options	14
Table 3-2 Input I/O Standards and Configuration Options	16
Table 3-3 Port Descsription	17
Table 3-4 BSRAM Signals	26
Table 3-5 Memory Size Configurations	26
Table 3-6 Dual Port Mixed Read/Write Data Width Configuration	28
Table 3-7 Semi Dual Port Mixed Read/Write Data Width Configuration	28
Table 3-8 Clock Operations in Different BSRAM Modes	30
Table 3-9 DSP Ports Description	33
Table 3-10 Internal Registers Description	34
Table 3-11 Definition of the PLL Ports	40
Table 3-12 Oscillator Output Frequency Options	43
Table 4-1 Absolute Max. Ratings	44
Table 4-2 Recommended Operating Conditions	45
Table 4-3 Power Supply Ramp Rates	45
Table 4-4 Hot Socket Specifications	45
Table 4-5 POR Specifications	45
Table 4-6 GW2AR ESD - HBM	46
Table 4-7 GW2AR ESD - CDM	46
Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions	46
Table 4-9 Static Supply Current	47
Table 4-10 Recommended I/O Operating Conditions	48
Table 4-11 IOB Single-Ended DC Electrical Characteristics	49
Table 4-12 I/O Differential Electrical Characteristics	50
Table 4-13 CFU Block Internal Timing Parameters	50
Table 4-14 BSRAM Internal Timing Parameters	50
Table 4-15 DSP Internal Timing Parameters	51

DS226-2.1.2E

Table 4-16 Gearbox Internal Timing Parameters	. 51
Table 4-17 External Switching Characteristics	. 51
Table 4-18 On chip Oscillator Output Frequency	. 51
Table 4-19 PLL Switching Characteristic	52

DS226-2.1.2E vii

1About This Guide 1.1Purpose

1 About This Guide

1.1 Purpose

This data sheet describes the features, product resources and structure, AC/DC characteristics, timing specifications of the configuration interface, and the ordering information of the GW2AR series of the FPGA products, which helps you to understand the GW2AR series of the FPGA products quickly and select and use devices appropriately.

1.2 Related Documents

The latest user guides are available on GOWINSEMI Website. You can find the related documents at www.gowinsemi.com:

- DS226, GW2AR series of FPGA Products Data Sheet
- <u>UG290, Gowin FPGA Products Programming and Configuration User</u> Guide
- UG229, GW2AR series of FPGA Products Package and Pinout
- UG115, GW2AR-18 Pinout

1.3 Abbreviations and Terminology

The abbreviations and terminologies used in this manual are set out in Table 1-1 below.

Table 1-1 Abbreviations and Terminology

Abbreviations and Terminology	Name		
ALU	Arithmetic Logic Unit		
BSRAM	Block Static Random Access Memory		
CFU	Configurable Function Unit		
CLS	Configurable Logic Section		
CRU	Configurable Routing Unit		
CS	WLCSP, Wafer-Level Chip Scale Package		
DCS	Dynamic Clock Selector		
DP	True Dual Port 16K BSRAM		

DS226-2.1.2E 1(54)

Abbreviations and Terminology	Name		
DQCE	Dynamic Quadrant Clock Enable		
DSP	Digital Signal Processing		
EQ	ELQFP, E-pad Low-profile Quad Flat Package		
FPGA	Field Programmable Gate Array		
GPIO	Gowin Programmable IO		
IOB	Input/Output Block		
LQ	LQFP, Low-profile Quad Flat Package		
LUT4	4-input Look-up Table		
LUT5	5-input Look-up Table		
LUT6	6-input Look-up Table		
LUT7	7-input Look-up Table		
LUT8	8-input Look-up Table		
MG	MBGA, Micro Ball Grid Array Package		
PG	PBGA, Plastic Ball Grid Array Package		
PLL	Phase-locked Loop		
QN	QFN, Quad Flat No-lead		
REG	Register		
SDP	Semi Dual Port 16K BSRAM		
SDRAM	Synchronous Dynamic RAM		
SIP	System in Package		
SP	Single Port 16K BSRAM		
SSRAM	Shadow Static Random Access Memory		
TDM	Time Division Multiplexing		
UG	UBGA, Ultra Ball Grid Array Package		

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com
E-mail: support@gowinsemi.com

DS226-2.1.2E 2(54)

2 General Description 2.1 Features

2General Description

GW2AR series FPGA products are the first generation of Arora[®] family products, and they are one kind of SIP chip. Compared with GW2A series, the difference is that GW2AR series integrates abundant SDRAM. GW2AR series also provides high-performance DSP resources, high-speed LVDS interface, and abundant BSRAM memory resources. These embedded resources with a streamlined FPGA architecture and 55nm process make GW2AR series FPGA products suitable for high-speed and low-cost applications.

GOWINSEMI provides a new generation of FPGA hardware development environment through the market-oriented independent research and development. This supports GW2AR series FPGA products and applies to FPGA synthesizing, layout, place and routing, data bitstream generation and download, etc.

2.1 Features

- Lower power consumption
 - 55nm SRAM technology
 - Core voltage: 1.0V
 - Clock dynamically turns on and off
- Integrate SDRAM system in package chip
- Multiple I/O standards
 - LVCMOS33/25/18/15/12; LVTTL33, SSTL33/25/18 I, II, SSTL15;
 HSTL18 I, II, HSTL15 I; PCI, LVDS25, RSDS, LVDS25E, BLVDSE MLVDSE, LVPECLE, RSDSE
 - Input hysteresis option
 - Supports 4mA,8mA,16mA,24mA, etc. drive options
 - Slew rate option
 - Output drive strength option
 - Individual bus keeper, weak pull-up, weak pull-down, and open drain option
 - Hot socket
- High performance DSP
 - High performance digital signal processing ability
 - Supports 9 x 9,18 x 18,36 x 36 bits multiplier and 54 bits

DS226-2.1.2E 3(54)

2 General Description 2.2 Product Resources

- accumulator;
- Multipliers cascading
- Registers pipeline and bypass
- Adaptive filtering through signal feedback
- Supports barrel shifter
- Abundant slices
 - Four input LUT (LUT4)
 - Supports shift register and distributed register
- Block SRAM with multiple modes
 - Supports dual port, single port, and semi-dual port
- Flexible PLLs
 - Frequency adjustment (multiply and division) and phase adjustment
 - Supports global clock
- Configuration
 - JTAG configuration
 - Four GowinCONFIG configuration modes: SSPI, MSPI, CPU, SERIAL
 - Data stream file encryption and security bit settings

2.2 Product Resources

Table 2-1 Product Resources

Device	GW2AR-18
LUT4	20,736
Flip-Flop (FF)	15,552
Shadow SRAM SSRAM (bits)	41,472
Block SRAM BSRAM (bits)	828K
BSRAM quantity BSRAM	46
SDR/DDR SDRAM (bits)	64M / 128M
PSRAM (bits)	64M
18 x 18 Multiplier	48
Maximum ^[1] (PLLs)	4
Total number of I/O banks	8
Max. I/O	384
Core voltage	1.0V

Note!

[1] Different packages support different numbers of PLLs; up to four PLLs can be supported.

DS226-2.1.2E 4(54)

2 General Description 2.2 Product Resources

Table	22	CIAIO	AD 10	Devices
Labie	/-/	L -VV /	A K - 17	Lievices

Package	Device	Memory	Bit Width	Capacity	Available PLL
LQ144 ^[1]	GW2AR-18	SDR SDRAM	32 bits	64M bits	PLLL0/PLLL1/PLLR0/PLL R1
EQ144 ^[1]	GW2AR-18	SDR SDRAM	32 bits	64M bits	
EQ144P ^[1] [2]	GW2AR-18	PSRAM	16 bits	64M bits	
EQ144PF ^[1] ^[2]	GW2AR-18	PSRAM	16 bits	64M bits	
PG256S	GW2AR-18	SDR SDRAM	32 bits	64M bits	
QN88	GW2AR-18	SDR SDRAM	32 bits	64M bits	
QN88P ^[2]	GW2AR-18	PSRAM	16 bits	64M bits	PLLL1/ PLLR1
QN88PF ^[2]	GW2AR-18	PSRAM	16 bits	64M bits	
LQ176	GW2AR-18	DDR SDRAM	16 bits	128M bits	PLLL1/PLLR0/PLLR1
EQ176	GW2AR-18	DDR SDRAM	16 bits	128M bits	FLLLI/FLLIXU/FLLIXI

Note!

- [1]V_{CCPLLL1} and V_{CC} of LQ144/EQ144 / EQ144P / EQ144PF package are internal short circuited. Please refer to Table 4-2 for details.
- [2] "P" indicates PSRAM; "F" indicates secondary pinout.

Table2-3 Package Information, Max. User I/O, and LVDS Pairs

Package	Pitch (mm)	Size (mm)	E-pad Size (mm)	GW2AR-18
LQ144	0.5	20 x 20	-	120(35)
EQ144	0.5	20 x 20	9.74 x 9.74	120(35)
EQ144P	0.5	20 x 20	9.74 x 9.74	120(35)
EQ144PF	0.5	20 x 20	9.74 x 9.74	120(35)
QN88	0.4	10 x 10	6.74 x 6.74	66(22)
QN88P	0.4	10 x 10	6.74 x 6.74	66(22)
QN88PF	0.4	10 x 10	6.74 x 6.74	66(22)
LQ176	0.4	20 x 20	-	140(45)
EQ176	0.4	20 x 20	6 x 6	140(45)

Note!

- The package types in this data sheet are written with abbreviations. See 5.1Part Name.
- JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The Max. User I/O noted in this table is referred to when the four JTAG pins (TCK, TDI, TDO, and TMS) are used as I/O. See <u>UG229</u>, <u>GW2AR series of FPGA Products Package and Pinout Manual</u> for more details.

DS226-2.1.2E 5(54)

3 Architecture 3.1 Architecture Overview

3 Architecture

3.1 Architecture Overview

Figure 3-1 Architecture Diagram




Figure 3-1 shows the architecture diagram of GW2AR series FPGA products, and GW2AR is a system in package chip (SIP), integrated with GOWINSEMI GW2A series FPGA products and SDRAM chip. For SDRAM chip features and overview, see <u>3.2 Memory</u>.

For the internal resource info.of GW2AR, please refer to Table 2-1. The core of device is an array of Logic Unit surrounded by IO blocks. Besides, GW2AR provides BSRAM, DSP, PLL, and on chip oscillator.

Configurable Function Unit (CFU) is the base cell for the array of GW2AR series FPGA Products. Devices with different capacities have different numbers of rows and columns. CFU can be configured as LUT4 mode, ALU mode, and memory mode. For more detailed information, see 3.3 Configurable Function Unit.

The I/O resources in GW2AR series FPGA products are arranged around the periphery of the devices in groups referred to as banks, which

DS226-2.1.2E 6(54)

3 Architecture 3.2 Memory

are divided into eight Banks, including Bank0 ~ Bank7. I/O resources support multiple I/O standards, and support regular mode, SRD mode, generic DDR mode, and DDR_MEM mode. For more detailed information, see 3.4 IOB.

The BSRAM is embedded as row in GW2AR series FPGA products. Each BSRAM has 18,432 bits (18 Kbits) and supports multiple configuration modes and operation modes. For more detailed information, see 3.5 Block SRAM (BSRAM).

GW2AR series FPGA products have built-in DSPs. DSP blocks are embedded as a row in the FPGA array. Each DSP block contains two Macros, and each Macro contains two pre-adders, two multipliers with 18 by 18 inputs, and a three input ALU54. For more detailed information, see 3.6 DSP.

GW2AR provides one PLL. PLL blocks provide the ability to synthesize clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle can be adjusted using the configuration of parameters. There is an internal programmable on-chip oscillator in each of the GW2AR series of the FPGA product. The on-chip oscillator supports the clock frequencies ranging from 2.5 MHz to 125 MHz, providing the clock resource for the MSPI mode. It also provides a clock resource for user designs with the clock precision reaching ±5%. For more detailed information, see 3.7 Clock, 3.11 On Chip Oscillator.

FPGA provides abundant CRUs, connecting all the resources in the FPGA. For example, routing resources distributed in CFU and IOB connect resources in CFU and IOB. Routing resources can be generated by Gowin YunYuan software automatically. In addition, the GW2AR series of FPGA Products also provide abundant GCLKs, long wires (LW), global set/reset (GSR), and programming options, etc. For more detailed information, see 3.7 Clock, 3.8 Long Wire (LW), and 3.9 Global Set/Reset (GSR).

3.2 Memory

Different packages for the GW2AR series of FPGA products have different memory capacities and types. Please refer to <u>2.2</u> for details.

3.2.1 SDR SDRAM

Features

Access time: 5.4 ns/5.4 nsClock frequency: 166 MHz

Data width: 32bitsCapacity: 64M bits

Synchronous operationInternal pipeline architecture

Four internal banks (512K x 32 bits x 4bank)

Programmable mode

Column address strobe latency: 2 or 3

- Burst length: 1, 2, 4, 8 bytes or full page

Burst type: sequential mode or interval mode

Burst-Read-Single-Write

DS226-2.1.2E 7(54)

3 Architecture 3.2 Memory

- Burst stop function
- Byte masking function
- Auto refresh and self refresh
- 4,096 refresh cycle / 64ms
- 3.3V±0.3V power supply¹
- LVTTL Interface

Note!

For the more detailed information about power supply, please refer to Table 4-2.

Overview

The SDR SDRAM that is integrated into the GW2AR series of FPGA products is a high-speed CMOS synchronous DRAM with a capacity of 64 Mbits. The SDRAM consists of four banks. Each BANK size is 512K x32 bits, and each BANK consists of 2,048 rows x 256 columns x 32 bits of memory arrays. The SDRAM supports read-write operation burst mode; accesses start at a selected location and continues for a programmed number of locations in a programmed sequence. The activation command is a must before reading or writing. Read or write burst lengths provide 1, 2, 4, and 8 bytes or full page, with a burst termination option. An auto pre-charge function may be enabled to provide a self-timed row pre-charge that is initiated at the end of the burst sequence. Both the auto- or self-refresh functions are easy to use. Through the use of a programmable mode register, the system can choose the most suitable modes to maximize its performance.

The power supply for the SDR SDRAM interface is 3.3V; the BANK voltage connects to SDR SDRAM needs to be 3.3V. Please refer to <u>4</u> <u>AC/DC Characteristics>4.1Operating Conditions>Table 4-2</u> for further details.

The IP Core Generator that is integrated into GOWINSEMI YunYuan Software supports both built-in and external SDR SDRAM controller IP. This controller IP can be used for the SDRAM power-up, initialization, read calibration, etc., by following the controller read/write timing. For the further detailed information, please refer to IPUG279, Gowin SDRAM Controller User Guide.

3.2.2 DDR SDRAM

Features

Clock frequency: 250MHz/200MHz

Data width: 16bitsCapacity: 128M bits

- Differential clock input CLK and ~CLK
- Duplexing DQS
- Synchronous operation
- Internal pipeline architecture
- Four Banks, and each BANK size is 2 M x 16 bits
- Programming mode and extension mode register
 - Column Address Strobe Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8

DS226-2.1.2E 8(54)

3 Architecture 3.2 Memory

- Burst type: Sequential mode or interval mode
- Byte masking function
- DM write delay is 0
- Auto-refresh and self-refresh
- 4,096 refresh cycle / 64ms
- Pre-charge and power down activation
- $2.5V \pm 0.2V$ power supply¹
- SSTL 2 interface

Note!

For the more detailed information about power supply, please refer to Table 4-2.

Overview

The DDR SDRAM that is integrated in the GW2AR series of FPGA products is a high-speed CMOS double edge data sampling DRAM with a capacity of 128 Mbits. There are four BANKs, each of which is 2 M x 16 bits. All inputs employ clock rising edge as a reference; the data is read at clock rising edge and falling edge. The DDR SDRAM supports read-write operation burst mode; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The activation command must be executed before reading or writing. Read and write burst lengths are 1, 2, 4, and 8 bytes. An auto pre-charge function may be enabled to provide a self-timed row pre-charge that is initiated at the end of the burst sequence. DDR SDRAM provides auto-refresh and self-refresh. The DDR SDRAM provides programming mode register and extension mode register. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance.

The power supply for the DDR SDRAM interface is 2.5V; the BANK voltage that connects to the DDR SDRAM needs to be 2.5 V. Please refer to <u>4 AC/DC Characteristics>4.1 Operating Conditions></u>Table 4-2_for further details.

The IP Core Generator that is integrated into GOWINSEMI YunYuan Software supports both built-in and external DDR SDRAM controller IP. This controller IP can be used for the DDR power-up, initialization, read calibration, etc., by following the controller read/write timing. For the further detailed information, please refer to IPUG507, *Gowin DDR Memory Interface IP User Guide*.

3.2.3 PSRAM

Features

- Clock frequency: 166MHz, up to DDR332
- Doubel edge data transmission
- Data width:16bits
- Read/write data strobe (RWDS)
- Temperature compensated refresh
- Partial arrayself refresh (PASR)
- Hybrid sleep mode
- Deep power down (DPD)
- Drive Capability:35,50,100 and 200 Ohm

DS226-2.1.2E 9(54)

- Burst access
- 16/32/64/128 bytes burst mode
- Status/Control register
- 1.8V power supply¹

The power supply of the PSRAM interface is 1.8V. The BANK voltage that connects to the PSRAM needs to be 1.8V. For the further information, please refer to <u>4.1Operating Conditions</u>.

The IP Core Generator that is integrated into GOWINSEMI YunYuan Software supports both built-in and external PSRAM controller IP. This controller IP can be used for the PSRAM power-up, initialization, read calibration, etc., by following the controller read/write timing. For the further detailed information, please refer to IPUG525, IP User Guide.

3.3 Configurable Function Unit


The configurable function unit and the configurable logic unit are two basic units for FPGA core of GOWINSEMI. As shown in Figure 3-2, each unit consists of four configurable logic sections and its configurable routing unit. Each of the three configurable logic sections contains two 4-input LUTs and two registers, and the other one only contians two 4-input LUTs.

Configurable logical sections in CLU cannot be configured as SRAM, but as basic logic, ALU, and ROM. The configurable logic sections in the CFU can be configured as basic logic, ALU, SRAM, and ROM depending on the applications. This section takes CFU as an example to introduce CFU and CLU.

For more information about CFU, please refer to <u>UG288, Gowin</u> Configurable Function Unit (CFU) User Guide.

DS226-2.1.2E 10(54)

Figure 3-2 CFU Structure



Note!


SREG needs special patch supporting. Please contact Gowin technical support or local O ffice for this patch.

DS226-2.1.2E 11(54)

3.4 IOB

The IOB in the GW2AR series of FPGA products includes IO buffer, IO logic, and its routing unit. As shown below, each IOB connects to two Pins (Marked as A and B). They can be used as a differential pair or as a Single-ended input/output.

Figure 3-3 IOB Structure View



IOB Features:

- VCCO supplied with each bank
- LVCMOS, PCI, LVTTL, LVDS, SSTL, and HSTL
- Input hysteresis option
- Output drive strength option
- Slew rate option
- Individual bus keeper, weak pull-up, weak pull-down, and open drain option
- Hot socket
- IO Logic supports basic mode, SRD mode, and generic DDR mode


For further information about IOB, please refer to <u>UG289, Gowin</u> <u>Programmable IO (GPIO) User Guide</u>.

DS226-2.1.2E 12(54)

3.4.1 I/O Buffer

There are eight I/O Banks in the GW2AR series of FPGA products, as shown in Figure 3-4. Each Bank has independent IO source Vcco. Vcco can be 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V. The auxiliary voltage of SDR SDRAM, Vccx, and I/O BANK voltage, Vcco, needs to be 3.3V. Please refer to $\underline{3.2.1SDR}$ SDRAM for further details. The auxiliary voltage of SDR SDRAM, Vccx, and I/O BANK voltage, Vcco, needs to be 2.5V. Please refer to $\underline{3.2.2DDR}$ SDRAM for details. To support SSTL, HSTL, etc., each bank also provides one independent voltage source (VREF) as reference voltage. The user can choose from the internal reference voltage of the bank (0.5 x Vcco) or the external reference voltage using any IO from the bank. Vccx is 2.5V and 3.3V.

Figure 3-4 GW2AR I/O Bank Distribution



Different banks in the GW2AR series of FPGA Products support different on-chip resistor settings, including single-ended resistor and differential resistor. Single-ended resistor is set for SSTL/HSTL I/O and is supported in bank 2/3/6/7. Differential resistor is set for LVDS input and is only supported in Bank 0/1. Please refer to <u>UG289, Gowin Programmable IO User Guide</u> for more detailed information.

Note!

By default, the Gowin Programmable IO (GPIO) is tri-stated input weak pull-up.

For the V_{CCO} requirements of different I/O standards, see Table 3-1.

DS226-2.1.2E 13(54)

Table 3-1 Output I/O Standards and Configuration Options

I/O output standard	Single-ended/ Differential	Bank Vcco (V)	Drive Strength (mA)	Hysteresis	Need V _{REF}	Typical Applications
LVTTL33	Single-ended	3.3	4,8,12,16,24	Yes	No	Universal interface
LVCMOS33	Single-ended	3.3	4,8,12,16,24	Yes	No	Universal interface
LVCMOS25	Single-ended	2.5	4,8,12,16	Yes	No	Universal interface
LVCMOS18	Single-ended	1.8	4,8,12	Yes	No	Universal interface
LVCMOS15	Single-ended	1.5	4,8	Yes	No	Universal interface
LVCMOS12	Single-ended	1.2	4,8	Yes	No	Universal interface
SSTL25_I	Single-ended	2.5	8	No	Yes	Memory interface
SSTL25_II	Single-ended	2.5	8	No	Yes	Memory interface
SSTL33_I	Single-ended	3.3	8	No	Yes	Memory interface
SSTL33_II	Single-ended	3.3	8	No	Yes	Memory interface
SSTL18_I	Single-ended	1.8	8	No	Yes	Memory interface
SSTL18_II	Single-ended	1.8	8	No	Yes	Memory interface
SSTL15	Single-ended	1.5	8	No	Yes	Memory interface
HSTL18_I	Single-ended	1.8	8	No	Yes	Memory interface
HSTL18_II	Single-ended	1.8	8	No	Yes	Memory interface
HSTL15_I	Single-ended	1.5	8	No	Yes	Memory interface
PCI33	Single-ended	3.3	N/A	Yes	No	PC and embedded system
LVPECL33E	Differential	3.3	16	No	No	High-speed data transmission
MLVDS25E	Differential	2.5	16	No	No	LCD timing driver interface and column driver interface
BLVDS25E	Differential	2.5	16	No	No	Multi-point high-speed data transmission
RSDS25E	Differential	2.5	8	No	No	High-speed point-to-point data transmission
LVDS25E	Differential	2.5	8	No	No	High-speed point-to-point data transmission
LVDS25	Differential	2.5/3.3	3.5/2.5/2/1.25	No	No	High-speed point-to-point data transmission
RSDS	Differential	2.5/3.3	2	No	No	High-speed point-to-point data

DS226-2.1.2E 14(54)

I/O output standard	Single-ended/ Differential	Bank Vcco (V)	Drive Strength (mA)	Hysteresis	Need V _{REF}	Typical Applications
						transmission
MINILVDS	Differential	2.5/3.3	2	No	No	LCD timing driver interface and column driver interface
PPLVDS	Differential	2.5/3.3	3.5	No	No	LCD row/column driver
SSTL15D	Differential	1.5	8	No	No	Memory interface
SSTL25D_I	Differential	2.5	8	No	No	Memory interface
SSTL25D_II	Differential	2.5	8	No	No	Memory interface
SSTL33D_I	Differential	3.3	8	No	No	Memory interface
SSTL33D_II	Differential	3.3	8	No	No	Memory interface
SSTL18D_I	Differential	1.8	8	No	No	Memory interface
SSTL18D_II	Differential	1.8	8	No	No	Memory interface
HSTL18D_I	Differential	1.8	8	No	No	Memory interface
HSTL18D_II	Differential	1.8	8	No	No	Memory interface
HSTL15D_I	Differential	1.5	8	No	No	Memory interface

DS226-2.1.2E 15(54)

Table 3-2 Input I/O Standards and Configuration Options

I/O Input Standard	Single-ended /Differential	Bank Vcco (V)	Hysteresis	Need V _{REF}
LVTTL33	Single-ended	1.5/1.8/2.5/3.3	Yes	No
LVCMOS33	Single-ended	1.5/1.8/2.5/3.3	Yes	No
LVCMOS25	Single-ended	1.5/1.8/2.5/3.3	Yes	No
LVCMOS18	Single-ended	1.5/1.8/2.5/3.3	Yes	No
LVCMOS15	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
LVCMOS12	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
SSTL15	Single-ended	1.5/1.8/2.5/3.3	No	Yes
SSTL25_I	Single-ended	2.5/3.3	No	Yes
SSTL25_II	Single-ended	2.5/3.3	No	Yes
SSTL33_I	Single-ended	3.3	No	Yes
SSTL33_II	Single-ended	3.3	No	Yes
SSTL18_I	Single-ended	1.8/2.5/3.3	No	Yes
SSTL18_II	Single-ended	1.8/2.5/3.3	No	Yes
HSTL18_I	Single-ended	1.8/2.5/3.3	No	Yes
HSTL18_II	Single-ended	1.8/2.5/3.3	No	Yes
HSTL15_I	Single-ended	1.5/1.8/2.5/3.3	No	Yes
PCI33	Single-ended	3.3	Yes	No
LVDS	Differential	2.5/3.3	No	No
RSDS	Differential	2.5/3.3	No	No
MINILVDS	Differential	2.5/3.3	No	No
PPLVDS	Differential	2.5/3.3	No	No
LVDS25E	Differential	2.5/3.3	No	No
MLVDS25E	Differential	2.5/3.3	No	No
BLVDS25E	Differential	2.5/3.3	No	No
RSDS25E	Differential	2.5/3.3	No	No
LVPECL33	Differential	3.3	No	No
SSTL15D	Differential	1.5/1.8/2.5/3.3	No	No
SSTL25D_I	Differential	2.5/3.3	No	No
SSTL25D_II	Differential	2.5/3.3	No	No
SSTL33D_I	Differential	3.3	No	No
SSTL33D_II	Differential	3.3	No	No
SSTL18D_I	Differential	1.8/2.5/3.3	No	No
SSTL18D_II	Differential	1.8/2.5/3.3	No	No
HSTL18D_I	Differential	1.8/2.5/3.3	No	No
HSTL18D_II	Differential	1.8/2.5/3.3	No	No
HSTL15D_I	Differential	1.5/1.8/2.5/3.3	No	No

DS226-2.1.2E 16(54)

3.4.2 I/O Logic

Figure 3-5 shows the I/O logic input of the GW2AR series of FPGA products.

Figure 3-5 I/O Logic Input




Figure 3-6 shows the I/O logic input of the GW2AR series of FPGA products.

Figure 3-6 I/O Logic Input




Table 3-3 Port Descsription

Ports	I/O	Description
CI ^[1]	Input	GCLK input signal. For the number of GCLK input signals, please refer to <u>UG115</u> , <u>GW2AR-18 Pinout</u> .
DI	Input	IO port low-speed input signal, entering into Fabric directly.
Q	Output	IREG output signal in SDR module.
Q ₀ -Q _{n-1}	Output	IDES output signal in DDR module.

Note!

When CI is used as GCLK input, DI, Q, and $Q_0\text{-}Q_{n\text{-}1}$ cannot be used as I/O input and output.


DS226-2.1.2E 17(54)

A description of the I/O logic modules of the GW2AR series of FPGA products is presented below.

IODELAY

See Figure 3-7 for an overview of the IODELAY. Each I/O of the GW2AR series of FPGA products has an IODELAY cell. A total of 128(0~127) step delay is provided, with one-step delay time of around 18ps.

Figure 3-7 IODELAY




The delay cell can be controlled in two ways:

- Static control.
- Dynamic control: Usually used to sample delay window together with IEM. The IODELAY cannot be used for both input and output at the same time.

I/O Register

See Figure 3-8 for the I/O register in the GW2AR series of FPGA products. Each I/O provides one input register (IREG), one output register (OREG), and a tristate Register (TRIREG).

Figure 3-8 Register Structure in I/O Logic



Note!

- CE can be either active low (0: enable) or active high (1: enable).
- CLK can be either rising edge trigger or falling edge trigger.
- SR can be either synchronous/asynchronous SET or RESET or disable.
- The register can be programmed as register or latch.

IEM

IEM is for sampling clock edge and is used in the generic DDR mode, as shown in Figure 3-9.

DS226-2.1.2E 18(54)

Figure 3-9 IEM Structure



De-serializer DES and Clock Domain Transfer

The GW2AR series of FPGA products provides a simple serializer SER for each output I/O to support advanced I/O protocols. The clock domain transfer module of the input clock in DES provides the ability to safely switch the external sampling clock to the internal continuous running clock. Multiple registers used for data sampling.

The clock domain transfer module offers the following functions:

- The internal continuous clock is used instead of the discontinuous DQS for data sampling. The function is applied to the interface of the DDR memory.
- For the DDR3 memory interface standard, align the data after DQS read-leveling.
- In regular DDR mode, when DQS.RCLK is used for sampling, clock domain transfer module also needs to be used.

Each DQS provides WADDR and RADDR signals to the same group in the clock domain transfer module.

Serializer SER

The GW2AR series of FPGA products provides a simple serializer (SER) for each output I/O to support advanced I/O protocols.


3.4.3 I/O Logic Modes

The I/O Logic in the GW2AR series of FPGA products supports several modes. In each operation, the I/O (or I/O differential pair) can be configured as output, input, and INOUT or tristate output (output signal with tristate control).

Basic Mode

In basic mode, the I/O Logic is as shown in Figure 3-10, and the TC, DO, and DI signals can connect to the internal cores directly through CRU.

Figure 3-10 I/O Logic in Basic Mode




DS226-2.1.2E 19(54)

SDR Mode

In comparison with the basic mode, SDR utilizes the IO register, as shown in Figure 3-11. This can effectively improve IO timing.

Figure 3-11 I/O Logic in SDR Mode



Note!

- CLK enable O_CE and I_CE can be configured as active-high or active-low.
- O_CLK and I_CLK can be either rising edge trigger or falling edge trigger.
- Local set/reset signal O_SR and I_SR can be synchronized reset, synchronized set, asynchronous reset, asynchronous set, or no-function.
- I/O in SDR mode can be configured as basic register or latch.

Generic DDR Mode

Higher speed I/O protocols can be supported in generic DDR mode.

Figure 3-12 shows the generic DDR input, with a speed ratio of the internal logic to PAD 1:2.

Figure 3-12 I/O Logic in DDR Input Mode



Figure 3-13 shows the generic DDR output, with a speed ratio of the PAD to FPGA internal logic 2:1.

DS226-2.1.2E 20(54)


Figure 3-13 I/O Logic in DDR Output Mode



IDES4

In IDES4 mode, the speed ratio of the PAD to FPGA internal logic is 1:4.


Figure 3-14 I/O Logic in IDES4 Mode



OSER4 Mode

In OSER4 mode, the speed ratio of the PAD to FPGA internal logic is 4:1.


Figure 3-15 I/O Logic in OSER4 Mode



IVideo Mode

In IVideo mode, the speed ratio of the PAD to FPGA internal logic is 1:7.

Figure 3-16 I/O Logic in IVideo Mode



Note!


IVideo and IDES8/10 will occupy the neighboring I/O logic. If the I/O logic of a single port is occupied, the pin can only be programmed in SDR or BASIC mode.

OVideo Mode

In OVideo mode, the speed ratio of the PAD to FPGA internal logic is 7:1.

DS226-2.1.2E 21(54)


Figure 3-17 I/O Logic in OVideo Mode



IDES8 Mode

In IDES8 mode, the speed ratio of the PAD to FPGA internal logic is 1:8.


Figure 3-18 I/O Logic in IDES8 Mode



OSER8 Mode

In OSER8 mode, the speed ratio of the PAD to FPGA internal logic is 8:1.


Figure 3-19 I/O Logic in OSER8 Mode



IDES10 Mode

In IDES10 mode, the speed ratio of the PAD to FPGA internal logic is 1:10.

Figure 3-20 I/O Logic in IDES10 Mode




OSER10 Mode

In OSER10 mode, the speed ratio of the PAD to FPGA internal logic is 10:1.

DS226-2.1.2E 22(54)

Figure 3-21 I/O Logic in OSER10 Mode




The GW2AR series of FPGA products supports IO interface modes with memory, supports double/four/eight speed rate input and output, including IDDR_MEM, IDES4_MEM, IDES8_MEM, ODDR_MEM, OSER4_MEM, and OSER8_MEM modes.

IDDR_MEM/IDES4_MEM/IDES8_MEM needs to be used with DQS. ICLK connects output signal DQSR90 of DQS and sends data to IO interfaces according to ICLK clock edge. WADDR [2: 0] connects output signal WPOINT of DQS; RADDR [2: 0] connects output signal RPOINT of DQS.

ODDR_MEM/OSER4_MEM/OSER8_MEM needs to be used with DQS. TCLK connects output signal DQSW0 or DQSW270 of DQS, and outputs data from IO interfaces according to TCLK clock edge.


IDDR_MEM Mode

Figure 3-22 I/O Logic in IDDR_MEM Mode



ODDR MEM Mode


Figure 3-23 I/O Logic in ODDR_MEM Mode



DS226-2.1.2E 23(54)


IDES4_MEM Mode

Figure 3-24 I/O Logic in IDES4_MEM Mode




OSER4_MEM Mode

Figure 3-25 I/O Logic in OSER4_MEM Mode




IDES8_MEM Mode

Figure 3-26 I/O Logic in IDES8_MEM Mode



OSER8_MEM Mode

Figure 3-27 I/O Logic in OSER8_MEM Mode



DS226-2.1.2E 24(54)

3.5 Block SRAM (BSRAM)

3.5.1 Introduction

The GW2AR series of FPGA products provides abundant BSRAM. The Block SRAM (BSRAM) is embedded as a row in the FPGA array and is different from SSRAM (Shadow SRAM). Each BSRAM occupies three columns of CFU in the FPGA array. Each BSRAM has 18,432 bits (18Kbits). There are five operation modes: single port, dual port, semi-dual port, ROM, and FIFO. The signals and functional descriptions of BSRAM are listed in the following table.

An abundance of BSRAM resources provide a guarantee for the user's high-performance design. BSRAM features include the following:

- Max.18,432 bits per BSRAM
- BSRAM itself can run at 380 MHz at max (typical, Read-before-write is 230 MHz)
- Single port
- Dual port
- Semi-dual port
- Parity bits
- ROM
- Data width from 1 to 36 bits
- Mixed clock mode
- Mixed data width mode
- Enable Byte operation for double byte or above
- Normal read and write mode
- Read-before-write mode
- Write-through Mode

DS226-2.1.2E 25(54)

Table 3-4 BSRAM Signals

Port Name	I/O	Description	
DIA	1	Port A data input	
DIB	I	Port B data input	
ADA	1	Port A address	
ADB	1	Port B address	
CEA	1	Clock enable, Port A	
CEB	1	Clock enable, Port B	
RESETA	1	Register reset, Port A	
RESETB	1	Register reset, Port B	
WREA	1	Read/write enable, Port A	
WREB	1	Read/write enable, Port B	
BLKSELA, BLKSELB	1	Block select	
CLKA	1	Read/write cycle clock for Port A input registers	
CLKB	I	Read/write cycle clock for Port B input registers	
OCEA	I	Clock enable for Port A output registers	
OCEB	1	Clock enable for Port B output registers	
DOA	0	Port A data output	
DOB	0	Port B data output	

For further details about BSRAM, please refer to <u>UG285, Gowin</u> <u>BSRAM User Guide</u>.

3.5.2 Configuration Mode

The BSRAM mode in the GW2AR series of FPGA products supports different data bus widths. See Table 3-5.

Table 3-5 Memory Size Configurations

Single Port Mode	Dual Port Mode	Semi-Dual Port Mode	Read Only
16K x 1	16K x 1	16K x 1	16K x 1
8K x 2	8K x 2	8K x 2	8K x 2
4K x 4	4K x 4	4K x 4	4K x 4
2K x 8	2K x 8	2K x 8	2K x 8
1K x 16	1K x 16	1K x 16	1K x 16
512 x 32	-	512 x 32	512 x 32
2K x 9	2K x 9	2K x 9	2K x 9
1K x 18	1K x 18	1K x 18	1K x 18
512 x 36	-	512 x 36	512 x 36

Single Port Mode

In the single port mode, BSRAM can write to or read from one port at one clock edge. During the write operation, the data can show up at the

DS226-2.1.2E 26(54)

output of BSRAM. Normal-Write Mode and Write—through Mode can be supported. When the output register is bypassed, the new data will show at the same write clock rising edge.

For further information about Single Port Block Memory ports and the related description, please refer to <u>UG285, Gowin BSRAM&SSRAM User Guide</u>.

Dual Port Mode

BSRAM support dual port mode. The applicable operations are as follows:

- Two independent read
- Two independent write
- An independent read and an independent write at different clock frequencies

For further information about Dual Port Block Memory ports and the related description, please refer to <u>UG285, Gowin BSRAM&SSRAM User</u> Guide.

Semi-Dual Port Mode

Semi-Dual Port supports read and write at the same time on different ports, but it is not possible to write and read to the same port at the same time. The system only supports write on Port A, read on Port B.

For further information about Semi-Dual Port Block Memory ports and the related description, please refer to <u>UG285, Gowin BSRAM&SSRAM</u> User Guide.

Read Only

BSRAM can be configured as ROM. The ROM can be initialized during the device configuration stage, and the ROM data needs to be provided in the initialization file. Initialization completes during the device power-on process.

Each BSRAM can be configured as one 16 Kbits ROM. For further information about Read Only Port Block Memory ports and the related description, please refer to <u>UG285</u>, <u>Gowin BSRAM&SSRAM User Guide</u>.

DS226-2.1.2E 27(54)

3.5.3 Mixed Data Bus Width Configuration

The BSRAM in the GW2AR series of FPGA products supports mixed data bus width operation. In the dual port and semi-dual port modes, the data bus width for read and write can be different. For the configuration options that are available, please see Table 3-6 and Table 3-7 below.

Table 3-6 Dual Port Mixed Read/Write Data Width Configuration

Read	Write Port							
Port	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	2K x 9	1K x 18	
16K x 1	*	*	*	*	*			
8K x 2	*	*	*	*	*			
4K x 4	*	*	*	*	*			
2K x 8	*	*	*	*	*			
1K x 16	*	*	*	*	*			
2K x 9						*	*	
1K x 18						*	*	

Note!

Table 3-7 Semi Dual Port Mixed Read/Write Data Width Configuration

Read	Write Por	Write Port								
Port	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	512x32	2K x 9	1K x 18	512 36	Х
16K x 1	*	*	*	*	*	*				
8K x 2	*	*	*	*	*	*				
4K x 4	*	*	*	*	*	*				
2K x 8	*	*	*	*	*	*				
1K x 16	*	*	*	*	*	*				
512 x 32	*	*	*	*	*	*				
2K x 9							*	*	*	
1K x 18							*	*	*	

Note!

3.5.4 Parity Bit

There are parity bits in BSRAMs. The 9th bit in each byte can be used as a parity bit to check the correctness of data transmission. It can also be used for data storage.

3.5.5 Synchronous operation

- All the input registers of BSRAM support synchronous write.
- The output register can be used as a pipeline register to improve design performance.
- The output registers are bypass-able.

DS226-2.1.2E 28(54)

[&]quot;*"denotes the modes supported.

[&]quot;*"denotes the modes supported.

3.5.6 Power up Conditions

BSRAM initialization is supported when powering up. During the power-up process, BSRAM is in standby mode, and all the data outputs are "0". This also applies in ROM mode.

3.5.7 BSRAM Operation Modes

BSRAM supports five different operations, including two read operations (Bypass Mode and Pipeline Read Mode) and three write operations (Normal Write Mode, Write-through Mode, and Read-before-write Mode).

Read Mode

Read data from the BSRAM via output registers or without using the registers.


Pipeline Mode

While writing in the BSRAM, the output register and pipeline register are also being written. The data bus can be up to 36 bits in this mode.


Bypass Mode

The output register is not used. The data is kept in the output of the memory array.

Figure 3-28 Pipeline Mode in Single Port, Dual Port and Semi-Dual Port



DS226-2.1.2E 29(54)



Write Mode

NORMAL WRITE MODE

In this mode, when the user writes data to one port, and the output data of this port does not change. The data written in will not appear at the read port.

WRITE-THROUGH MODE

In this mode, when the user writes data to one port, and the data written in will also appear at the output of this port.

READ-BEFORE-WRITE MODE

In this mode, when the user writes data to one port, and the data written in will be stored in the memory according to the address. The original data in this address will appear at the output of this port.

3.5.8 Clock Operations

Table 3-8 lists the clock operations in different BSRAM modes:

Table 3-8 Clock Operations in Different BSRAM Modes

Clock Operations	Dual Port Mode	Semi-Dual Port Mode	Single Port Mode
Independent	Yes	No	No
Clock Mode	162	NO	INO
Read/Write	Yes	Yes	No
Clock Mode	162	ies	INO
Single Port Clock	No	No	Yes
Mode	INU	INO	169

Independent Clock Mode

Figure 3-29 shows the independent clocks in the dual port mode with each port with one clock. CLKA controls all the registers at Port A; CLKB controls all the registers at Port B.

DS226-2.1.2E 30(54)





Figure 3-29 Independent Clock Mode

Read/Write Clock Operation

Figure 3-30 shows the read/write clock operations in the semi-dual port mode with one clock at each port. The write clock (CLKA) controls Port A data inputs, write address and read/write enable signals. The read clock (CLKB)controls Port B data output, read address, and read enable signals.


Figure 3-30 Read/Write Clock Mode



Single Port Clock Mode

Figure 3-31shows the clock operation in single port mode.

Figure 3-31 Single Port Clock Mode



DS226-2.1.2E 31(54)

3.6 **DSP**

3.6.1 Introduction

The GW2AR series of FPGA products has abundant DSP modules. Gowin DSP solutions can meet user demands for high performance digital signal processing design, such as FIR, FFT, etc. DSP blocks have the advantages of stable timing performance, high-usage, and low-power.

DSP offers the following functions:

- Multiplier with three widths: 9-bit, 18-bit, 36-bit
- 54-bit ALU
- Multipliers cascading to support wider data
- Barrel Shifter
- Adaptive filtering through signal feedback
- Computing with options to round to a positive number or a prime number
- Supports pipeline mode and bypass mode.

Macro

DSP blocks are embedded as a row in the FPGA array. Each DSP block contains two Macros, and each Macro contains two pre-adders, two 18 x 18 bit multipliers, and one three-input ALU.

Figure 3-32 shows the structure of one Macro:

DS226-2.1.2E 32(54)




Table 3-9 shows DSP ports description. Table 3-10 shows internal registers.

Table 3-9 DSP Ports Description

Port Name	I/O	Description
A0[17:0]	1	18-bit data input A0
B0[17:0]	1	18-bit data input B0
A1[17:0]	I	18-bit data input A1

DS226-2.1.2E 33(54)

Port Name	I/O	Description			
B1[17:0]	I	18-bit data input B1			
C[53:0]	I	54-bit data input C			
SIA[17:0]	I	Shift data input A, used for CASCADE connection. The input signal SIA is directly connected to the output signal SOA of previously adjacent DSP and the delay from SIA to SOA inside a DSP is one clock cycle.			
SIB[17:0]	I	Shift data input B, used for CASCADE connection. The input signal SIB is directly connected to the output signal SOB of previously adjacent DSP and the delay from SIB to SOB inside a DSP is one clock cycle.			
SBI[17:0]	1	Pre- adder logic shift input, backward direction.			
CASI[54:0]	1	ALU input from previous DSP block, used for cascade connection.			
PADDSI0[1:0]	I	Source select for Multiplier or pre-adder input A			
BSEL[1:0]	I	Source select for Multiplier input B			
ASIGN[1:0]	I	Sign bit for input A			
BSIGN[1:0]	1	Sign bit for input B			
PADDSUB[1:0]	I	Operation control signals of pre-adder, used for pre-adder logic add/subtract selection			
CLK[3:0]	1	Clock input			
CE[3:0]	1	Clock Enable			
RESET[3:0]	1	Reset input, synchronous or asynchronous			
SOA[17:0]	0	Shift data output A			
SOB[17:0]	0	Shift data output B			
SBO[17:0] O		Pre- adder logic shift output, backward direction.			
DOUT[35:0]	0	DSP output data			
CASO[54:0]	0	ALU output to next DSP block for cascade connection, the highest bit is sign-extended.			

Table 3-10 Internal Registers Description

J	•
Register	Description and Associated Attributes
A0 register	Registers for A0 input
A1 register	Registers for A1 input
B0 register	Registers for B0 input
B1 register	Registers for B1 input
C register	C register
P1_A0 register	Registers for A0 input of left multiplier
P1_A1 register	Registers for A1 input of right multiplier
P1_B0 register	Registers for B0 input of left multiplier
P1_B1 register	Registers for B1 input of right multiplier
P2_0 register	Registers for pipeline of left multiplier
P2_1 register	Registers for pipeline of right multiplier
OUT register	Registers for DOUT output
OPMODE register	Registers for operation mode control
SOA register	Registers for shift output at port SOA

PADD

Each DSP macro features two units of pre-adders to implement pre-add, pre-subtraction, and shifting.

DS226-2.1.2E 34(54)

PADD locates at the first stage with two inputs.,

- Parallel 18-bit input B or SBI.
- Parallel 18-bit input A or SIA.
 Each input end supports Pipeline Mode and Bypass Mode.
 GOWINSEMI PADD can be used as function block independently, which supports 9-bit and 18-bit width.

MULT

Multipliers locate after the pre-adder. Multipliers can be configured as 9×9 , 18×18 , 36×18 or 36×36 . Pipeline Mode and Bypass Mode are supported both in input and output ports. The configuration modes that a macro supports include:

- One 18 x 36 multiplier
- Two 18 x 18 multipliers
- Four 9 x 9 multipliers

Two adjacent DSP macros can form a 36 x 36 multiplier.

ALU

Each Macro has one 54 bits ALU54, which can further enhance MULT's functions. Registered Mode and Bypass Mode are supported both in input and output ports. The functions are as following:

- Multiplier output data / 0, addition/subtraction operations for data A and data B.
- Multiplier output data / 0, addition/subtraction operations for data B and bit C
- Addition/subtraction operations for data A, data B, and bit C.

3.6.2 DSP Operations

- Multiplier
- Accumulator
- MULTADDALU

For further information about DSP, please refer to <u>UG287E</u>, <u>Gowin DSP User Guide</u>.

DS226-2.1.2E 35(54)

3.7 Clock

The clock resources and wiring are critical for high-performance applications in FPGA. The GW2AR series of FPGA products provides the global clock network (GCLK) which connects to all the registers directly. Besides the global clock network, the GW2AR series of FPGA products provide PLL, high speed clock HCLK, DDR memory interface, DQS, etc.

I/O Bank0 I/O Bank1 DLL DLL LT RT PLL PLL I/O Bank7 5 Bank2 PLL PLL **GCLK** MUX I/O Bank6 I/O Bank3 PLL PLL DLL DLL LB RB I/O Bank5 I/O Bank4 I/O Bank __DQS HCLK

Figure 3-33 GW2AR Clock Resources

3.7.1 Global Clock

The GCLK is distributed in the GW2AR devices as four quadrants. Each quadrant provides eight GCLKs. The optional clock resources of GCLK can be pins or CRU. Users can employ dedicated pins as clock resources to achieve better timing.

DS226-2.1.2E 36(54)


Quadrant LB Quadrant RB

Figure 3-34 GCLK Quadrant Distribution

DS226-2.1.2E 37(54)


GCLK0~GCLK5 can be turned on or off by Dynamic Quadrant Clock Enable (DQCE). When GCLK0~GCLK5 in the quadrant is off, all the logic driven by it will not toggle; therefore, lower power can be achieved.

Figure 3-35 DQCE Concept



GCLK6~GCLK7 of each quadrant is controlled by the DCS, as shown in Figure 3-36. Select dynamically between CLK0~CLK3 by CRU, and output a glitch-free clock.


Figure 3-36 DCS Concept



DCS can be configured in the following modes:

DCS Rising Edge


Stay as 1 after current selected clock rising edge, and the new select clock will be effective after its first rising edge, as shown in Figure 3-37.



DCS Falling Edge

Stay as 0 after current selected clock falling edge, and the new select clock will be effective after its first falling edge, as shown in Figure 3-38.

DS226-2.1.2E 38(54)



Clock Buffer Mode

In this mode, DCS acts as a clock buffer.


3.7.2 PLL

PLL (Phase-locked Loop) is one kind of a feedback control circuit. The frequency and phase of the internal oscillator signal is controlled by the external input reference clock.

PLL blocks in the GW2AR series FPGA products provide the ability to synthesize clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle can be adjusted by configuring the parameters.

See Figure 3-39 for the PLL structure.

Figure 3-39 PLL Structure



DS226-2.1.2E 39(54)

See Table 3-11 for the definition of the PLL ports.

Table 3-11 Definition of the PLL Ports

Port Name	Signal	Description
CLKIN [5:0]	1	Reference clock input
CLKFB	I	Feedback clock input
RESET	1	PLL reset
RESET_P	1	PLL Power Down
INSEL[2:0]	1	Dynamic clock control selector: 0~5
IDSEL [5:0]	1	Dynamic IDIV control: 1~64
FBDSEL [5:0]		Dynamic FBDIV control:1~64
PSDA [3:0]	1	Dynamic phase control (rising edge effective)
DI ITVD 4 [3:0]	1	Dynamic duty cycle control (falling edge
DUTYDA [3:0]	I	effective)
FDLY[3:0]	1	CLKOUTP dynamic delay control
CLKOUT	0	Clock output with no phase and duty cycle
CLROUT	O	adjustment
CLKOUTP	0	Clock output with phase and duty cycle
OLIKOOTI	O	adjustment
CLKOUTD	0	Clock divider from CLKOUT and CLKOUTP
OLINOOTD	0	(controlled by SDIV)
		clock divider from CLKOUT and CLKOUTP
CLKOUTD3	0	(controlled by DIV3 with the constant division
		value 3)
LOCK	0	PLL lock status: 1 locked, 0 unlocked

The PLL reference clock source can come from an external PLL pin or from internal routing GCLK, HCLK, or general data signal. PLL feedback signal can come from the external PLL feedback input or from internal routing GCLK, HCLK, or general data signal.

For the PLL features, please refer to Table 4-19 PLL Switching Characteristic.

PLL can adjust the frequency of the input clock CLKIN (multiply and division). The formulas for doing so are as follows:

- fclkout = (fclkin*FBDIV)/IDIV
- f_{VCO} = f_{CLKOUT}*ODIV
- fclkoutd = fclkout/SDIV
- fpfd = fclkin/IDIV = fclkout/FBDIV

Note!

- f_{CLKIN}: The frequency of the input clock CLKIN
- fclkout: The clock frequency of CLKOUT and CLKOUTP
- fclkoutd: The clock frequency of CLKOUTD, and CLKOUTD is the clock CLKOUT after division
- f_{PFD}: PFD Phase Comparison Frequency, and the minimum value of f_{PFD} should be no less than 3MHz.


Adjust IDIV, FBDIV, ODIV, and SDIV to achieve the required clock frequency.

DS226-2.1.2E 40(54)

3.7.3 HCLK

HCLK is the high-speed clock in the GW2AR series of FPGA products. It can support high-performance data transfer and is mainly suitable for source synchronous data transfer protocols. See Figure Figure 3-40.

Figure 3-40 GW2AR HCLK Distribution



As shown in Figure 3-40, there is an 8: 1 HCLKMUX module in the middle of the high-speed clock HCLK. HCLKMUX can send HCLK clock signal from any Bank to any other bank, which makes the use of HCLK more flexible.

HCLK can provide user with the function modules as follows:

- DHCEN: Dynamic high-speed clock enable module, functions similar to DQCE. Dynamically turn on / off high-speed clock signal.
- CLKDIV / CLKDIV2: High-speed clock divider module, each bank has a CLKDIV. Generates a clock divided by the input clock phase, which is used in the IO logic mode.
- DCS: Dynamic High Speed Clock Selector.
- DLLDLY: The dynamic delay adjustment module, the clock signal for the dedicated clock pin input.

3.7.4 DDR Memory Interface Clock Management DQS

DQS module of the GW2AR series of FPGA products provides the following features to support the clock requirements of the DDR memory interface:

- Receive DQS input, sort out waveform and shift 1/4 phase
- Provide a read / write pointer for input cache
- Provide valid data for internal logic
- Provide DDR output clock signal


DS226-2.1.2E 41(54)

3 Architecture 3.8 Long Wire (LW)

Support DDR3 write voltage control

The DQS module has three operating modes to meet the needs of different I/O interfaces, as shown in Figure 3-41.

Figure 3-41 DQS



CDRCLKGEN

CDRCLKGEN is used to support high-speed asynchronous input interfaces, such as SGMII. Each location has only one DQS and CDRCLKGEN.

CDRCLKDIV

The function of the clock divider module is similar to that of HCLKDIV.

3.8 Long Wire (LW)

As a supplement to the CRU, the GW2AR series of FPGA products provides another routing resource, Long Wire, which can be used as clock, clock enable, set/reset, or other high fan out signals.

3.9 Global Set/Reset (GSR)

A global set/rest (GSR) network is built in the GW2AR series of FPGA product. There is a direct connection to core logic. It can be used as asynchronous/synchronous set. The registers in CFU and I/O can be individually configured to use GSR.

3.10 Programming Configuration

The GW2AR series of FPGA products support SRAM. Each time the device is powered on, the bit stream needs to be downloaded to configure the device. Users can select to keep backup data in external Flash chip according to requirements. After power-up, the GW2AR device reads configuration data from external Flash and writes into the SRAM.

DS226-2.1.2E 42(54)

3 Architecture 3.11 On Chip Oscillator

Besides JTAG, GW2AR series FPGA products also support GOWINSEMI own configuration mode GowinCONFIG: SSPI, MSPI, SERIAL, and CPU. For more detailed information, please refer to <u>UG290</u>, <u>Gowin FPGA Products Programming and Configuration User Guide</u>.

3.11 On Chip Oscillator

There is an internal oscillator in each of the GW2AR series of FPGA products. During the configuration process, it can provide a clock for the MSPI mode. See Table 3-12 for the output frequency.

Mode	Frequency	Mode	Frequency	Mode	Frequency
0	2.5MHz ¹	8	7.8MHz	16	15.6MHz
1	5.4MHz	9	8.3MHz	17	17.9MHz
2	5.7MHz	10	8.9MHz	18	21MHz
3	6.0MHz	11	9.6MHz	19	25MHz

12

13

14

15

10.4MHz

11.4MHz

12.5MHz

13.9MHz

20

21

22

23

31.3MHz

41.7MHz

62.5MHz

125MHz²

Table 3-12 Oscillator Output Frequency Options

Note!

4

5

6 7

[1] Default frequency is 2.5MHz.

6.3MHz

6.6MHz

6.9MHz

7.4MHz

[2] 125 MHz is not suitable for MSPI.

The on-chip oscillator also provides a clock resource for user designs. Up to 64 clock frequencies can be obtained by setting the parameters. The following formual is employed to get the output clock frequency:

fout=250MHz/Param

"Param" is the configuration parameter with a range of 2~128. It supports even number only.

DS226-2.1.2E 43(54)

4 AC/DC Characteristics

Note!

Users should ensure GOWINSEMI products are always used within recommended operating conditions and range. Data beyond the working conditions and range are for reference only. GOWINSEMI does not guarantee that all devices will operate as expected beyond the standard operating conditions and range.

4.1 Operating Conditions

4.1.1 Absolute Max. Ratings

Table 4-1 Absolute Max. Ratings

Name	Description	Min.	Max.
Vcc	Core voltage	-0.5V	1.1V
Vccpll	PLL Power	-0.5V	1.1V
Vcco	I/O Bank Power	-0.5V	3.75V
Vccx	Auxiliary Power	-0.5V	3.75V
-	I/O Voltage Applied ^[1]	-0.5V	3.75V
Storage Temperature	Storage Temperature	-65 ℃	+150 ℃
Junction Temperature	Junction Temperature	-40°C	+125℃

Note

[1] Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

DS226-2.1.2E 44(54)

4 AC/DC Characteristics 4.1 Operating Conditions

4.1.2 Recommended Operating Conditions

Table 4-2 Recommended Operating Conditions

Name	Description	Min.	Max.
Vcc	Core voltage	0.95V	1.05V
VCCPLLLx	Left PLL power supply	0.95V	1.05V
VCCPLLRx	Right PLL power supply	0.95V	1.05V
V _{CCOx}	I/O Bank Power supply	1.14V	3.6V
Vccx	Auxiliary voltage	2.7V	3.6V
T _{JCOM}	Junction temperature Commercial operation	0℃	+85℃
T _{JIND}	Junction temperature Industrial operation	-40℃	+100℃

Note!

For further detailed power supply information for different packages, plese refer to <u>UG115, GW2AR-18 Pinout</u>.

4.1.3 Power Supply Ramp Rates

Table 4-3 Power Supply Ramp Rates

Name	Description	Min.	Тур.	Max.
T _{RAMP}	Power supply ramp rates for all power supplies	0.1mV/µs	-	10mV/µs

4.1.4 Hot Socket Specifications

Table 4-4 Hot Socket Specifications

Name	Description	Condition	I/O	Max.
I _{HS}	Input leakage current (Input or I/O leakage current)	V _{IN} =V _{IL} (MAX)	I/O	150uA
I _{HS}	Input leakage current (Input or I/O leakage current)	V _{IN} =V _{IL} (MAX)	TDI,TDO TMS,TCK	120uA

4.1.5 POR Specifications

Table 4-5 POR Specifications

Name	Description	Name	Min.	Max.
POR Voltage	Power on reset voltage of Vcc	VCC	0.7V	0.88V
		VCCX	2.1V	2.6V
		VCCO	0.85V	0.98V

DS226-2.1.2E 45(54)

4 AC/DC Characteristics 4.2 ESD

4.2 ESD

Table 4-6 GW2AR ESD - HBM

Device	GW2AR-18
LQ144	HBM>1,000V
EQ144/EQ144P/EQ144PF	HBM>1,000V
QN88/QN88P/QN88PF	HBM>1,000V
LQ176	HBM>1,000V
EQ176	HBM>1,000V

Table 4-7 GW2AR ESD - CDM

Device	GW2AR-18
LQ144	CDM>500V
EQ144/EQ144P/EQ144PF	CDM>500V
QN88/QN88P/QN88PF	CDM>500V
LQ176	CDM>500V
EQ176	CDM>500V

4.3 DC Electrical Characteristics

4.3.1 DC Electrical Characteristics over Recommended Operating Conditions

Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions


Name	Description	Condition	Min.	Тур.	Max.
In Inc.	Input or I/O lookaga	V _{CCO} <v<sub>IN<v<sub>IH(MAX)</v<sub></v<sub>	-	-	210µA
I _{IL} ,I _{IH}	Input or I/O leakage	0V <v<sub>IN<v<sub>CCO</v<sub></v<sub>	-	-	10µA
I _{PU}	I/O Active Pull-up Current	0 <v<sub>IN<0.7V_{CCO}</v<sub>	-30µA	-	-150µA
I _{PD}	I/O Active Pull-down Current	VIL(MAX) <vin<vcco< td=""><td>30μΑ</td><td>-</td><td>150µA</td></vin<vcco<>	30μΑ	-	150µA
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} =V _{IL} (MAX)	30μΑ	-	-
Івннѕ	Bus Hold High Sustaining Current	V _{IN} =0.7V _{CCO}	-30μΑ	-	-
I _{BHLO}	Bus Hold Low Overdrive Current	0≤V _{IN} ≤V _{CCO}	-	-	150μΑ
Івнно	BusHoldHigh Overdrive Current	0≤V _{IN} ≤V _{CCO}	-	-	-150µA
Vвнт	Bus hold trip points	-	VIL(MAX)	-	V _{IH} (MIN)
C1	I/O Capacitance		-	5pF	8pF
		Vcco=3.3V, Hysteresis=L2H ^{[1],[2]}	-	240mV	-
		V _{CCO} =2.5V, Hysteresis=L2H	-	140mV	-
V _H YST	Hysteresis for Schmitt Trigger inputs	Vcco=1.8V, Hysteresis=L2H	-	65mV	-
	990	Vcco=1.5V, Hysteresis=L2H	-	30mV	-
		Vcco=3.3V, Hysteresis=H2L ^{[1],[2]}	-	200mV	-

DS226-2.1.2E 46(54)

Name	Description	Condition	Min.	Тур.	Max.
		Vcco=2.5V, Hysteresis=H2L	-	130mV	-
		Vcco=1.8V, Hysteresis=H2L	-	60mV	-
		Vcco=1.5V, Hysteresis=H2L	-	40mV	-
		Vcco=3.3V,Hysteresis=HIGH ^{[1],[2]}	-	440mV	-
		Vcco=2.5V,Hysteresis=HIGH	-	270mV	-
		Vcco=1.8V,Hysteresis=HIGH	-	125mV	-
		Vcco=1.5V,Hysteresis=HIGH	-	70mV	-

Note!

- [1] Hysteresis="NONE", "L2H", "H2L", "HIGH" indicates the Hysteresis options that
 can be set when setting I/O Constraints in the FloorPlanner tool of Gowin EDA, for
 more details, see <u>SUG935, Gowin Design Physical Constraints User Guide</u>.
- [2] Enabling the L2H (low to high) option means raising V_{IH} by V_{HYST}; enabling the H2L (high to low) option means lowering V_{IL} by V_{HYST}; enabling the HIGH option means enabling both L2H and H2L options, i.e. V_{HYST}(HIGH) = V_{HYST}(L2H) + V_{HYST}(L2H). The diagram is shown below.



4.3.2 Static Supply Current

Table 4-9 Static Supply Current

Name	Description	Device	Тур.
I _{CC} ^[1]	Core Current	GW2AR-18	70mA
I _{CCX} ^[2]	V _{CCX} current	GW2AR-18	15mA
Icco	I/O Bank current (V _{CCO} =3.3V)	GW2AR-18	<2mA

Note!

- [1] Tested with V_{CC} =1V, room temperature, speed grade -8.
- [2] Tested with V_{CCX}=3.3V.

DS226-2.1.2E 47(54)

4.3.3 Recommended I/O Operating Conditions

Table 4-10 Recommended I/O Operating Conditions

Name	Output Vcco (V)		Input V _{REF} (V)			
Name	Min.	Тур.	Max.	Min.	Тур.	Max.
LVTTL33	3.135	3.3	3.6	-	-	-
LVCMOS33	3.135	3.3	3.6	-	-	-
LVCMOS25	2.375	2.5	2.625	-	-	-
LVCMOS18	1.71	1.8	1.89	-	-	-
LVCMOS15	1.425	1.5	1.575	-	-	-
LVCMOS12	1.14	1.2	1.26	-	-	-
SSTL15	1.425	1.5	1.575	0.68	0.75	0.9
SSTL18_I	1.71	1.8	1.89	0.833	0.9	0.969
SSTL18_II	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I	2.375	2.5	2.645	1.15	1.25	1.35
SSTL25_II	2.375	2.5	2.645	1.15	1.25	1.35
SSTL33_I	3.135	3.3	3.6	1.3	1.5	1.7
SSTL33_II	3.135	3.3	3.6	1.3	1.5	1
HSTL18_I	1.71	1.8	1.89	0.816	0.9	1.08
HSTL18_II	1.71	1.8	1.89	0.816	0.9	1.08
HSTL15	1.425	1.5	1.575	0.68	0.75	0.9
PCI33	3.135	3.3	3.6	-	-	-
LVPECL33E	3.135	3.3	3.6	-	-	-
MLVDS25E	2.375	2.5	2.625	-	-	-
BLVDS25E	2.375	2.5	2.625	-	-	-
RSDS25E	2.375	2.5	2.625	-	-	-
LVDS25E	2.375	2.5	2.625	-	-	-
SSTL15D	1.425	1.5	1.575	-	-	-
SSTL18D_I	1.71	1.8	1.89	-	-	-
SSTL18D_II	1.71	1.8	1.89	-	-	-
SSTL25D_I	2.375	2.5	2.625	-	-	-
SSTL25D_II	2.375	2.5	2.625	-	-	-
SSTL33D_I	3.135	3.3	3.6	-	-	-
SSTL33D_II	3.135	3.3	3.6	-	-	-
HSTL15D	1.425	1.575	1.89	-	-	-
HSTL18D_I	1.71	1.8	1.89	-	-	-
HSTL18D_II	1.71	1.8	1.89	-	-	-

DS226-2.1.2E 48(54)

4.3.4 IOB Single - Ended DC Electrical Characteristics

Table 4-11 IOB Single - Ended DC Electrical Characteristics

	V _{IL} V _{IH}			VoL	Vон	loL ^[1]	Iон ^[1]	
Name	Min	Max	Min	Max	(Max)	(Min)	(mA)	(mA)
							4	-4
							8	-8
LVCMOS33	-0.3V	0.8V	2.0V	3.6V	0.4V	Vcco-0.4V	12	-12
LVTTL33	0.5 v	0.0 V	2.0 V	3.0 V			16	-16
					0.01/		24	-24
					0.2V	V _{CCO} -0.2V	0.1	-0.1
							8	-4 -8
LVCMOS25	-0.3V	0.7V	1.7V	3.6V	0.4V	Vcco-0.4V	12	-o -12
LVCIVIOS25	-0.3 V	U.7 V	1. <i>1</i> V	3.67			16	-16
					0.2V	Vcco-0.2V	0.1	-0.1
							4	-4
					0.4V	V _{CCO} -0.4V	8	-8
LVCMOS18	-0.3V	0.35 x Vcco	0.65 x Vcco	3.6V			12	-12
					0.2V	Vcco-0.2V	0.1	-0.1
					0.4V	Vcco-0.4V	4	-4
LVCMOS15	-0.3V	0.35 x Vcco	0.65 x Vcco	3.6V			8	-8
					0.2V	Vcco-0.2V	0.1	-0.1
					0.4V	Vcco-0.4V	2	-2
LVCMOS12	-0.3V	0.35 x Vcco	0.65 x Vcco	3.6V			4	-4
					0.2V	Vcco-0.2V	0.1	-0.1
PCI33	-0.3V	0.3 x V _{CCO}	0.5 x V _{CCO}	3.6V	0.1 x Vcco	0.9 x V _{CCO}	1.5	-0.5
SSTL33_I	-0.3V	V _{REF} -0.2V	V _{REF} +0.2V	3.6V	0.7	V _{CCO} -1.1V	8	-8
SSTL25_I	-0.3V	V _{REF} -0.18V	V _{REF} +0.18V	3.6V	0.54V	Vcco-0.62V	8	-8
SSTL25_II	-0.3V	V _{REF} -0.18V	V _{REF} +0.18V	3.6V	NA	NA	NA	NA
SSTL18_II	-0.3V	V _{REF} -0.125V	V _{REF} +0.125 V	3.6V	NA	NA	NA	NA
SSTL18_I	-0.3V	V _{REF} -0.125V	V _{REF} +0.125 V	3.6V	0.40V	Vcco-0.40V	8	-8
SSTL15	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	Vcco-0.40V	8	-8
HSTL18_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	Vcco-0.40V	8	-8
HSTL18_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA
HSTL15_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCO} -0.40V	8	-8
HSTL15_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA

Note!

[1] The total DC current limit(sourced and sinked) of all IOs in the same bank: the total DC current of all IOs in the same bank shall not be greater than n*8mA, where n represents the number of IOs bonded out from a bank.

DS226-2.1.2E 49(54)

4.3.5 I/O Differential Electrical Characteristics

Table 4-12 I/O Differential Electrical Characteristics LVDS

Name	Description	Condition	Min.	Тур.	Max.	Unit
VINA, VINB	Input Voltage	-	0	-	2.4	V
V _{CM}	Input Common Mode Voltage	-	0.05	-	2.35	V
V _{THD}	Differential Input Threshold	Minimum Input Swing	±100	-	±600	mV
lin	Input Current	Power On or Power Off	-	-	±10	μΑ
Vон	Output High Voltage for Vop or Vom	R _T = 100Ω	-	-	1.6	V
VoL	Output Low Voltage for VoP or VoM	R _T = 100Ω	0.9	-	-	V
V_{OD}	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100\Omega$	250	350	450	mV
ΔV _{OD}	Change in Vod Between High and Low	-	-	-	50	mV
Vos	Output Voltage Offset	(V _{OP} + V _{OM})/2, R _T =100Ω	1.125	1.2	1.375	V
ΔVos	Change in Vos Between High and Low	-	-	-	50	mV
Is	Short-circuit current	V _{OD} = 0V, output short-circuit	-	-	15	mA

4.4 AC Switching Characteristics

4.4.1 CFU Switching Characteristics

Table 4-13 CFU Block Internal Timing Parameters

Name	Description	Speed	I Imit	
ivanie	Description	Min	Max	Unit
tLUT4_CFU	LUT4 delay	-	0.337	ns
tLUT5_CFU	LUT5 delay	-	0.694	ns
t_ut6_cfu	LUT6 delay	-	1.005	ns
tLUT7_CFU	LUT7 delay	-	1.316	ns
tLUT8_CFU	LUT8 delay	-	1.627	ns
tsr_cfu	Set/Reset to Register output	-	0.93	ns
t _{CO_CFU}	Clock to Register output	-	0.38	ns

4.4.2 BSRAM Switching Characteristic

Table 4-14 BSRAM Internal Timing Parameters

Nama	Description		Speed Grade		
Name	Description	Min	Max	Unit	
tcoad_bsram	Clock to output from read address/data	-	2.55	ns	
tcoor_bsram	Clock to output from output register	-	0.28	ns	

DS226-2.1.2E 50(54)

4.4.3 DSP Switching Characteristics

Table 4-15 DSP Internal Timing Parameters

Nome	Description	Speed	Speed Grade		
Name	Description	Min	Max	Unit	
t _{COIR_DSP}	Clock to output from input register	-	2.40	ns	
t _{COPR_DSP}	Clock to output from pipeline register	-	1.20	ns	
tcoor_dsp	Clock to output from output register	-	0.42	ns	

4.4.4 Gearbox Switching Characteristics

Table 4-16 Gearbox Internal Timing Parameters TBD

4.4.5 External Switching Characteristics

Table 4-17 External Switching Characteristics

Name	Description	Device	-8		-7		Unit
			Min	Max	Min	Max	Offic
Pin-LUT-Pin Delay ⁽¹⁾	Pin(IOxA) to Pin(IOxB) delay	GW2A(2AR)-18	-	3.83	•	4.59	ns
T _{HCLKdly}	HCLK tree delay	GW2A(2AR)-18	-	0.82	-	0.98	ns
T _{GCLKdly}	GCLK tree delay	GW2A(2AR)-18	-	1.77	-	2.12	ns

Note!

• Tested with V_{CCO}=3.3V, V_{CCX} = 3.3V.

4.4.6 On chip Oscillator Output Frequency

Table 4-18 On chip Oscillator Output Frequency

Name	Description	Min.	Тур.	Max.
f _{MAX}	Output Frequency(0 to+ 85℃)	106.25MHz	125MHz	143.75MHz
	Output Frequency (-40 to +100℃)	100MHz	125MHz	150MHz
t _{DT}	Output Clock Duty Cycle	43%	50%	57%
topjit	Output Clock Period Jitter	0.01UIPP	0.012UIPP	0.02UIPP

DS226-2.1.2E 51(54)

4.4.7 PLL Switching Characteristic

Table 4-19 PLL Switching Characteristic

Device	Speed Grade	Name	Min.	Max.
GW2AR-18	C9/I8 C8/I7 A6	CLKIN	3MHZ	500MHZ
		PFD	3MHZ	500MHZ
		VCO	500MHZ	1250MHZ
		CLKOUT	3.90625 MHZ	625 MHZ
	C7/I6	CLKIN	3MHZ	400MHZ
		PFD	3MHZ	400MHZ
		VCO	400MHZ	1000MHZ
		CLKOUT	3.125MHZ	500MHZ

4.5 Configuration Interface Timing Specification

The GW2AR series of FPGA products GowinCONFIG supports the following configuration modes: MSPI, SSPI, CPU, and SERIAL. For more detailed information, please refer to <u>UG290</u>, <u>Gowin FPGA Products</u> <u>Programming and Configuration User Guide</u>.

DS226-2.1.2E 52(54)

5 Ordering Information 5.1 Part Name


5 Ordering Information

5.1 Part Name

Note!

- For further pin number and package type information, please refer to <u>2.2</u> Product Resources
- The LittleBee® family devices and Arora family devices of the same speed level have different speed.
- Both "C" and "I" are used in GOWIN part name marking for one same device, such as C6/I5, C7/I6, etc. GOWIN devices are screened using industrial standards, so one same device can be used for both industrial (I) and commercial (C) applications. The maximum temperature of the industrial grade is 100°C, and the maximum temperature of the commercial grade is 85°C. Therefore, if the same chip meets the speed level 7 in the commercial grade application, the speed level is 6 in the industrial grade application.

Figure 5-1 Part Naming of Devices with SDRAM Embeded-ES



DS226-2.1.2E 53(54)

5 Ordering Information 5.2 Package Mark

GW2AR - XX XX XXXXXX CX/IX **Product Series Temperature Range** GW2AR C Commercial 0°C to 85°C I Industrial -40°C to 100°C **Core Supply Voltage Speed Grade** LV 1.0V 6 Slowest 7 **Logic Density** 8 18: 20,736 LUTs 9 Fastest Package Type LQ144 (LQFP144, 0.5mm) EQ144 (eLQFP144, 0.5mm) EQ144P (eLQFP144P, 0.5mm) EQ144PF (eLQFP144PF, 0.5mm) QN88 (QFN88, 0.4mm) QN88P (QFN88P, 0.4mm) QN88PF (QFN88PF, 0.4mm)


Figure 5-2 Part Naming of Devices with PSRAM Embeded-Production

5.2 Package Mark

The device information of GOWINSEMI is marked on the chip surface, as shown in Figure 5-3.

LQ176 (LQFP176, 0.4mm) EQ176 (eLQFP176, 0.4mm)

Figure 5-3 Package Mark



Note!

- [1] The first two lines in the right figure above are the "Part Number".
- [2] The Date Code followed by a "C" is for C version devices.

DS226-2.1.2E 54(54)

